Not all FPGAs are the same and an existing core must first be ported to another FPGA family. With the zeST project, the Xilinx Zync-7000 family now has the pleasure of an ST/E replica. The CPU replication is based on the free fx68k implementation of the 68000. zeST still lacks a comfortable user interface; it is booted via a setup program using Linux.
Developer François Galea uses the project to learn VHDL. He wants to inform about progress on Twitter.
The Zync-7000 family combines an FPGA chip with a dual-core 32-bit ARM CPU and various hardware controllers.
|